Semiconductor Logic Technology Innovation to Achieve Sub-10 nm Manufacturing

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

CMOS Semiconductor Manufacturing Integration on Sub-micron Gate Spacer

This paper describes the details of a novel manufacturing process integration of CMOS (Complementary Metal-Oxide-Semiconductor) transistor architecture, which is incorporated into a sub-micron logic technology on 300mm wafers. As the gate length is scaling down, the spacer design for CMOS transistor becomes increasingly important especially for high performance. Experimental manufacturing proce...

متن کامل

Towards Sub-10 nm Diameter III-V Vertical Nanowire Transistors

Towards the demonstration of sub-10 nm III-V vertical fin and nanowire MOSFETs, a novel alcohol-based digital-etch technology has been developed. The new technique minimizes the mechanical forces exerted on vertical nanowire structures. A consistent 1 nm/cycle etching rate on both InGaAs and InGaSb-based heterostructures has been obtained. This is the first demonstration of digital etch on anti...

متن کامل

Sub-10 nm self-enclosed self-limited nanofluidic channel arrays.

We report a new method to fabricate self-enclosed optically transparent nanofluidic channel arrays with sub-10 nm channel width over large areas. Our method involves patterning nanoscale Si trenches using nanoimprint lithography (NIL), sealing the trenches into enclosed channels by ultrafast laser pulse melting and shrinking the channel sizes by self-limiting thermal oxidation. We demonstrate t...

متن کامل

MoS2 Field-Effect Transistor with Sub-10 nm Channel Length.

Atomically thin molybdenum disulfide (MoS2) is an ideal semiconductor material for field-effect transistors (FETs) with sub-10 nm channel lengths. The high effective mass and large bandgap of MoS2 minimize direct source-drain tunneling, while its atomically thin body maximizes the gate modulation efficiency in ultrashort-channel transistors. However, no experimental study to date has approached...

متن کامل

Limiting factors in sub-10 nm scanning-electron-beam lithography

Achieving the highest possible resolution using scanning-electron-beam lithography SEBL has become an increasingly urgent problem in recent years, as advances in various nanotechnology applications F. S. Bates and G. H. Fredrickson, Annu. Rev. Phys. Chem. 41, 525 1990 ; Black et al., IBM J. Res. Dev. 51, 605 2007 ; Yang et al., J. Chem. Phys. 116, 5892 2002 have driven demand for feature sizes ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Journal of the Electron Devices Society

سال: 2013

ISSN: 2168-6734

DOI: 10.1109/jeds.2013.2271582